A low power, multi-rate clock-and-data recovery circuit and MAC preprocessor for 40 Gbit/s cascaded bit-interleaving passive optical networks