Hardware efficient microarchitecture and quantum error correction codes for large scale quantum processors
A Co-Simulation Methodology for the Design of Integrated Silicon Spin Qubits With Their Control/Readout Cryo-CMOS Electronics