< Back to previous page
Researcher
Nele Mentens
- Disciplines:Cryptography, privacy and security, Embedded systems
Affiliations
- Computer Security and Industrial Cryptography (COSIC) (Division)
Member
From1 Aug 2020 → Today - Dynamical Systems, Signal Processing and Data Analytics (STADIUS) (Division)
Member
From1 Aug 2020 → 31 Jul 2013 - Electrical Engineering Technology (ESAT), Diepenbeek Campus (Technology cluster)
Member
From1 Oct 2013 → 31 Jul 2020
Projects
1 - 10 of 23
- Trust-SEV: Hardware Root of Trust for Smart Electric VehiclesFrom26 Sep 2022 → TodayFunding: FWO Strategic Basic Research Grant, BOF - doctoral mandates
- Trusted Computing Architectures for IoT Devices (Trusted IoT)From1 Sep 2022 → TodayFunding: IWT / VLAIO - TETRA fund
- Evolutionary computation for the optimization of network intrusion detection systemsFrom27 Sep 2021 → TodayFunding: Own budget, for example: patrimony, inscription fees, gifts
- Design and implementation of efficient and secure cryptographic coprocessors in emerging technologiesFrom18 Aug 2021 → TodayFunding: Own budget, for example: patrimony, inscription fees, gifts
- Flipchip machine for wide-IO chip bondingFrom1 Jan 2021 → 31 Dec 2022Funding: BOF - scientific equipment program
- Holistic Co-Design and Integration in Power Electronic Converters for High Power Density Applications (CoDICApp)From1 Jan 2021 → 31 Dec 2022Funding: Fund Recuperation Fiscal Exemption
- Wearable real-time monitoring system for COVID positive hospitalized patients in the Euregio Meuse-RhineFrom1 Oct 2020 → 30 Sep 2021Funding: Other EU initiatives out of framework
- Embedded AI Techniques for Industrial ApplicationsFrom1 Sep 2019 → 31 Aug 2021Funding: IWT / VLAIO - TETRA fund
- Machine Learning for Network Intrusion Detection on FPGAFrom22 Aug 2019 → 23 Nov 2023Funding: Own budget, for example: patrimony, inscription fees, gifts
- FPGA design for large flow detection in high-speed networksFrom15 Apr 2019 → 26 Jan 2024Funding: Own budget, for example: patrimony, inscription fees, gifts
Publications
41 - 50 of 110
- 200 Gbps Hardware Accelerated Encryption System for FPGA Network Cards(2018)
Authors: Nele Mentens
Pages: 11 - 17 - Storage and Computation Optimization of Public-key Schemes on Embedded Devices(2018)
Authors: Jori Winderickx, Nele Mentens
Number of pages: 8 - Design of a fully balanced ASIC coprocessor implementing complete addition formulas on Weierstrass elliptic curves(2018)
Authors: Jo Vliegen, Nele Mentens
Pages: 545 - 552 - True Random Number Generators for FPGAs(2018)
Authors: Bohan Yang, Ingrid Verbauwhede, Nele Mentens
- A Systematic Performance Comparison of Ultra Low-Power AES S-Boxes(2018)
Authors: Thomas Vandenabeele, Roel Uytterhoeven, Wim Dehaene, Nele Mentens
Pages: 248 - 253 - Rethinking Secure FPGAs: Towards a Cryptography-friendly Configurable Cell Architecture and its Automated Design Flow(2018)
Authors: Nele Mentens
Pages: 215 - 215 - ES-TRNG: A High-throughput, Low-area True Random Number Generator based on Edge Sampling(2018)
Authors: Vladimir Rozic, Milos Grujic, Nele Mentens, Ingrid Verbauwhede
Pages: 267 - 292 - On-chip jitter measurement for true random number generators(2018)
Authors: Bohan Yang, Vladimir Rozic, Milos Grujic, Nele Mentens, Ingrid Verbauwhede
Pages: 91 - 96 - HeComm: end-to-end secured communication in a heterogeneous IoT environment via fog computing(2018)
Authors: Jori Winderickx, Dave Singelée, Nele Mentens
Pages: 1 - 6 - Digital Signatures and Signcryption Schemes on Embedded Devices: a Trade-off between Computation and Storage(2018)
Authors: Jori Winderickx, An Braeken, Dave Singelée, Roel Peeters, Nele Mentens
Pages: 1 - 6
Patents
1 - 6 of 6
- Mitigating fpga related risks (Inventor)
- Reconfigurable logic circuit (Inventor)
- Configurable hardware device (Inventor)
- Reconfigurable logic circuit (Inventor)
- Reconfigurable logic circuit (Inventor)
- Configurable hardware device (Inventor)