< Back to previous page
Researcher
Georges Gielen
- Disciplines:Analogue, RF and mixed signal integrated circuits, Electronic circuit and system reliability, Electronic design, Analogue and digital signal processing
Affiliations
- Department of Electrical Engineering (ESAT) (Department)
Responsible
From1 Aug 2020 → Today - Electronic Circuits and Systems (ECS) (Division)
Member
From1 Aug 2020 → Today - ESAT - MICAS, Microelectronics and Sensors (Division)
Member
From1 Jan 2008 → 31 Jul 2020 - Department of Electrical Engineering (ESAT) (Department)
Member
From1 Oct 1999 → 31 Dec 2007
Projects
1 - 10 of 66
- Lifelong-Learning Electronic Systems: edge-devices that get smarter day-by-day [LifeLinES]From1 Jan 2024 → TodayFunding: BOF - Methusalem
- Digitally-boosted approaches to break the analog noise limitFrom1 Jan 2024 → TodayFunding: FWO research project (including WEAVE projects)
- DERMIS - Dense Electronic Readout for Multi-scale Integrated e-SkinFrom1 Oct 2023 → TodayFunding: IOF - technology validation in lab
- PhD in design of neuromorphic analog/mixed-signal integrated circuitsFrom25 Aug 2023 → TodayFunding: Own budget, for example: patrimony, inscription fees, gifts
- Efficient formal verification of analog circuit designsFrom22 Mar 2023 → 30 Sep 2023Funding: Own budget, for example: patrimony, inscription fees, gifts
- Machine-learning/AI-based Automated Layout Synthesis of Analog and Mixed-Signal Integrated CircuitsFrom31 Jan 2023 → TodayFunding: Own budget, for example: patrimony, inscription fees, gifts
- ERC PhD position in ML/AI-based circuit creation of analog integrated circuitsFrom30 Sep 2022 → TodayFunding: Own budget, for example: patrimony, inscription fees, gifts
- Design for Test Towards Unfailing Analog Integrated CircuitsFrom26 Sep 2022 → 31 Jan 2023Funding: Own budget, for example: patrimony, inscription fees, gifts
- Machine-learning-based Circuit Creation of Analog/Mixed signal Integrated CircuitsFrom22 Sep 2022 → TodayFunding: Own budget, for example: patrimony, inscription fees, gifts
- Circuit design for hybrid electronic-mechanical coupled resonatorsFrom5 Sep 2022 → TodayFunding: Own budget, for example: patrimony, inscription fees, gifts
Publications
41 - 50 of 412
- Low Power and High Speed Designs of CIC Filter for Sigma-Delta ADCs(2022)
Authors: Georges Gielen
Pages: 236 - 240Number of pages: 5 - ConvSNN: A surrogate gradient spiking neural framework for radar gesture recognition(2021)
Authors: Francky Catthoor, Georges Gielen
- A Compact, Low-Power Analog Front-End with Event-Driven Input Biasing for High-Density Neural Recording in 22-nm FDSOI(2021)
Authors: Xiaohua Huang, Chris Van Hoof, Georges Gielen
Pages: 1 - 5 - Analysis and Comparison of Readout Architectures and Analog-to-Digital Converters for 3D-Stacked CMOS Image Sensors(2021)
Authors: Nicolas Callens, Georges Gielen
Pages: 3117 - 3130 - A Low-Complexity Radar Detector Outperforming OS-CFAR for Indoor Drone Obstacle Avoidance(2021)
Authors: Francky Catthoor, Georges Gielen
Pages: 9162 - 9175 - Circuit models for the co-simulation of superconducting quantum computing systems(2021)
Authors: Rohith Acharya, Kristiaan De Greve, Georges Gielen, Francky Catthoor
Pages: 968 - 973Number of pages: 6 - A 0-dB STF-Peaking 85-MHz BW 74.4-dB SNDR CT ΔΣ ADC With Unary-Approximating DAC Calibration in 28-nm CMOS(2021)
Authors: Georges Gielen
Pages: 287 - 297 - Improving the EMI Robustness of Feedback-based Time-Encoding Readout Architectures for Resistive Sensor Interfaces(2020)
Authors: Elisa Sacco, Georges Gielen
Pages: 1 - 4 - Pipelined extended-counting IΔΣ for 3D-stacked CMOS image sensors(2020)
Authors: Georges Gielen
Pages: 1239 - + - Quick Analyses for Improving Reliability and Functional Safety of Mixed-Signal ICs(2020)
Authors: Nektar Xama, Georges Gielen
Number of pages: 10
Patents
1 - 5 of 5
- Electrical machines (Inventor)
- Electrical machines (Inventor)
- Improvements in or relating to dynamic range enhancement of imaging sensors (Inventor)
- Electrical machines (Inventor)
- DYNAMIC RANGE ENHANCEMENT (Inventor)