Radiation hardened digital design on FPGA

The Phd focuses on design of digital PLLs on FPGAs, simulation and actual implementation of Single Event Effects on digital PLL implemented on FPGA and study and implement hardenning techniques for FPGA. For actual implementation we need to inject errors into the FPGA